Coding Assisted Carrier Recovery in Nakagami-m Channels using Digital Phase Locked Loop
نویسندگان
چکیده
Bit Error Rate (BER) performance of the modified structure of a Digital Phase Locked Loop (DPLL) based system for dealing with Nakagami-m fading with coded and un-coded channel is presented here. The emphasis of the work is the implementation of Bose, Chaudhuri and Hocquenghem (BCH) channel coding and decoding technique. The performance of the DPLL for carrier reception with signal under certain modulation transmitted through Nakagami-m channels is compared with coded and un-coded conditions. The results of simulation of the proposed DPLL with Nakagami –m fading and QPSK modulation shows that the performance of the system improves significantly upon application of BCH channel coding. .
منابع مشابه
Low Settling Time All Digital DLL For VHF Application
Settling time is one of the most important parameter in design of DLLs. In this paper we propose a new high speed with low settling time Delay Locked Loop (DLL) in which a digital signal processor (DSP) is used instead of using phase-frequency detector, charge pump and loop filter in conventional DLL. To have better settling time, PRP conjugate gradient algorithm is used to optimize delay of ea...
متن کاملطراحی حلقه قفل شده تاخیر برای گیرنده های بی سیم جهت بکارگیری در کاربردهای فرکانس بالا
In this paper, a new approach using gradient optimization algorithm for delay locked loop (DLL) is provided. Among the salient features of this structure, the proposed DLL can be quickly locked and can be used as a high-frequency circuit. In this novel architecture a digital signal processor (DSP) is used instead of phase detector, charge pump and loop filter. In digital transmitters to select ...
متن کاملBaseband Carrier Recovery and Phase Tracking as a Doppler Compensation Technique for a zero-IF SDR
Compensating for the Doppler effect is a significant problem in low earth orbit (LEO) satellite communications. The effect of Doppler shift is that the baseband carrier signal is shifted in the frequency spectrum. This paper presents the design and analysis of a two-stage baseband carrier recovery algorithm for software-defined radio (SDR). The first-stage frequency-locked loop calculates a coa...
متن کاملDiscrete-time Phase and Delay Locked Loops Analyses in Tracking Mode
Phase locked loops (PLL) and delay locked loops (DLL) play an important role in establishing coherent references (phase of carrier and symbol timing) in digital communication systems. Fully digital receiver including digital carrier synchronizer and symbol timing synchronizer fulfils the conditions for universal multi-mode communication receiver with option of symbol rate setting over several d...
متن کاملA Digital Phase Locked Loop based System for Nakagami -m fading Channel Model
Index Terms Computer Science [1] Fahim, A. M. And Elmasry, M. I. 2003. A Fast Lock Digital Phase-locked-loop Architecture For Wireless Applications, Ieee Transactions On Circuits And Systems-ii: Analog And Digital Signal Processing, Vol. 50, No. 2, Feb. , 2003. [2] Saber, M. , Jitsumatsu,y. And Khan, M. t. a. 2010. Design And Implementation Of Low Power Digital Phase-locked Loop, Proceedings Of...
متن کامل